Arithmetic Coding Architecture for H.264/AVC CABAC Compression System

Authors:
Roberto R. Osorio;Javier D. Bruguera
Affiliations:
University of Santiago de Compostela, Spain;University of Santiago de Compostela, Spain
Venue:
DSD '04 Proceedings of the Digital System Design, EUROMICRO Systems
Year:
2004

Citing 0
Cited 2

Variable-bin-rate CABAC engine for H.264/AVC high definition real-time decoding

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Accelerating CABAC encoding for multi-standard media with configurability

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing

Quantified Score

Hi-index	0.01

Visualization

Abstract

This talk will first review the challenges in the design of emerging complex systems-on-a-chip (SoC) at STMicroelectronics, from the perspective of our customers' requirements. We then present an approach to effectively integrate heterogenous parallel ...