BDD Circuit Optimization for Path Delay Fault Testability

  • Authors:

  • Gorschwin Fey;Junhao Shi;Rolf Drechsler

  • Affiliations:

  • University of Bremen, Germany;University of Bremen, Germany;University of Bremen, Germany

  • Venue:
  • DSD '04 Proceedings of the Digital System Design, EUROMICRO Systems
  • Year:
  • 2004

Quantified Score

Hi-index 0.00

Visualization

Abstract

The complexity of integrated circuits is rapidly growing. This leads to more and more time and money spent on the test of these circuits. Besides minimizing the logic needed for a given function the testability of the resulting circuit becomes a major issue during synthesis. One way to synthesize a circuit for a given function is to directly convert the Binary Decision Diagram (BDD) of that function into a circuit. It is known that optimizations of the BDD transfer to the derived circuit. Therefore in this paper we evaluate different optimization techniques for BDDs based on variable reordering with respect to the path delay fault testability of the resulting circuit. We show an optimization strategy that allows to compromise during synthesis between logic size and testability.