An Energy-Efficient Network-on-Chip for a Heterogeneous Tiled Reconfigurable Systems-on-Chip

Authors:
Nikolay Kavaldjiev;Gerard J. M. Smit
Affiliations:
University of Twente, the Netherlands;University of Twente, the Netherlands
Venue:
DSD '04 Proceedings of the Digital System Design, EUROMICRO Systems
Year:
2004

Citing 0
Cited 2

LiPaR: A light-weight parallel router for FPGA-based networks-on-chip

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
A multi-path routing scheme for torus-based NOCs

International Journal of Computers and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a Network-on-Chip architecture that offers high flexibility and performance.It is used in a System-on-Chip platform for future multimedia mobile devices.The network is packet switching wormhole network with virtual-channel flow control and source routing.The initial implementation results for a network router show its feasibility and size comparable with other available solutions.