A Pipeline Architecture for Processing of DNA Microarrays Images

Authors:
Shadrokh Samavi;Shahram Shirani;Nader Karimi;M. Jamal Deen
Affiliations:
Department of Electrical and Computer Engineering, McMaster University, Hamilton, Ontario, Canada, L8S 4K1;Department of Electrical and Computer Engineering, McMaster University, Hamilton, Ontario, Canada, L8S 4K1;Department of Electrical and Computer Engineering, McMaster University, Hamilton, Ontario, Canada, L8S 4K1;Department of Electrical and Computer Engineering, McMaster University, Hamilton, Ontario, Canada, L8S 4K1
Venue:
Journal of VLSI Signal Processing Systems
Year:
2004

Citing 6
Cited 1

Digital Image Processing

Digital Image Processing
Computer architecture: a quantitative approach

Computer architecture: a quantitative approach
Microarray Gridding by Mathematical Morphology

SIBGRAPI '01 Proceedings of the 14th Brazilian Symposium on Computer Graphics and Image Processing
Making Genome Expression Data Meaningful: Prediction and Discovery of Classes of Cancer through a Connectionist Learning Approach

BIBE '00 Proceedings of the 1st IEEE International Symposium on Bioinformatics and Biomedical Engineering
Distributions of Free Energy, Melting Temperature, and Hybridization Propensity for Genomic DNA Oligomers

CSB '02 Proceedings of the IEEE Computer Society Conference on Bioinformatics
Towards Automatic Analysis of DNA Microarrays

WACV '02 Proceedings of the Sixth IEEE Workshop on Applications of Computer Vision

A new hardware architecture for performing the gridding of DNA microarray images

Proceedings of the 17th ACM Great Lakes symposium on VLSI

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present a pipeline architecture specifically designed for processing of DNA microarray images. Many of the pixilated image generation methods produce one row of the image at a time. This property is fully exploited by a pipeline which takes in one row of the produced image at each clock pulse and performs the necessary image processing steps on it. This will remove the present need for sluggish software routines that are considered a major bottleneck in the microarray technology. The size of the proposed structure is a function of the width of the image and not its length. The proposed architecture is proved to be highly modular, scalable and suited for a Standard Cell VLSI implementation.