On the Hardware Design of an Elliptic Curve Cryptosystem

Authors:
Miguel Morales-Sandoval;Claudia Feregrino-Uribe
Affiliations:
National Institute for Astrophisics, Optics and Electronics;National Institute for Astrophisics, Optics and Electronics
Venue:
ENC '04 Proceedings of the Fifth Mexican International Conference in Computer Science
Year:
2004

Citing 0
Cited 3

FPGA implementations of elliptic curve cryptography and Tate pairing over a binary field

Journal of Systems Architecture: the EUROMICRO Journal
High speed modular divider based on GCD algorithm

ICICS'07 Proceedings of the 9th international conference on Information and communications security
Efficient implementation of elliptic curve cryptography using low-power digital signal processor

ICACT'10 Proceedings of the 12th international conference on Advanced communication technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a hardware architecture for an Elliptic Curve Cryptography System performing the three basic cryptographic schemes: DH key generation, encryption and digital signature. The architecture is described by using hardware description languages, specifically Handel C and VHDL. Because of the sequential nature of the cryptographic algorithms, they are written in Handel C language. The critical part of the cryptosystem is a module performing the scalar multiplication operation. This module has been written in VHDL to let further improvements. The points of the elliptic curve are represented in projective coordinates working over the two-characteristic finite field and using polynomial basis. A prototype of this hardware architecture is implemented on a Xilinx Virtex II FPGA device.