A parallel architecture for Kalman filter measurement update and parameter estimation
Automatica (Journal of IFAC)
VLSI array processors
VLSI parallel architecture for Kalman filter: an algorithm specific approach
Journal of VLSI Signal Processing Systems - Special issue: 1990 Workshop on VLSI signal processing
Kalman filtering: theory and practice
Kalman filtering: theory and practice
Hi-index | 0.00 |
Advanced equalization techniques are required for data transmission over fading channels in a mobile communication system. Joint data and channel estimation can be realized by employing a Viterbi detector along with channel estimators, which estimate the channel impulse response estimation over frequency selective Rayleigh fading channels. Maximum likelihood sequence detection is implemented using persurvivor processing method. Square-root solutions are proposed to combat the problems of numerical errors and round-off noise. Parallel and highly pipelined architectures are proposed for recursive least squares algorithm that acts as channel estimator and an overall architecture is proposed to implement the joint channel estimation and data detection on FPGA.