A lower-power CMOS circuit which emulates temporal electrical properties of neurons

Authors:
Jack L. Meador;Clint S. Cole
Affiliations:
-;-
Venue:
Advances in neural information processing systems 1
Year:
1989

Citing 0
Cited 1

Analog VLSI Implementation of Artificial Neural Networks with Supervised On-Chip Learning

Analog Integrated Circuits and Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract