Analysis and Design of Analog Integrated Circuits
Analysis and Design of Analog Integrated Circuits
Trim range limited by noise in bandgap voltage references
Proceedings of the 20th annual conference on Integrated circuits and systems design
Sub 1 V CMOS bandgap reference design techniques: a survey
Analog Integrated Circuits and Signal Processing
| Hi-index | 0.00 |
Process tolerance and device mismatch produce significant random variations in bandgap voltage reference circuits. These variations lead to errors in the reference voltage and significantly impact manufacturing cost by increasing trimming requirements and decreasing yield. Current-mirror mismatch, followed by VBE spread, package shift, and resistor mismatch are the dominant sources of random error in bandgap reference circuits. A folded-cascode topology, often used in low voltage applications, can be optimized to effectively alleviate the effects of a mismatch in the mirroring devices. By decreasing the ratio of the current in the cascode to that of the bandgap core circuit and ascertaining the best-matched devices for implementing current-mirrors and current sources, these mismatches can be significantly reduced.