Accelerating Scientific Applications with the SRC-6 Reconfigurable Computer: Methodologies and Analysis

Authors:
Melissa C. Smith;Jeffery S. Vetter;Xuejun Liang
Affiliations:
Oak Ridge National Laboratory, TN;Oak Ridge National Laboratory, TN;Jackson State University
Venue:
IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Year:
2005

Citing 5
Cited 7

Parallel Algorithms for the Spectral Transform Method

SIAM Journal on Scientific Computing
Implementation of a 2-D Fast Fourier Transform on an FPGA-Based Custom Computing Machine

FPL '95 Proceedings of the 5th International Workshop on Field-Programmable Logic and Applications
Performance and Overhead in a Hybrid Reconfigurable Computer

IPDPS '03 Proceedings of the 17th International Symposium on Parallel and Distributed Processing
Fast Parallel FFT on a Reconfigurable Computation Platform

SBAC-PAD '03 Proceedings of the 15th Symposium on Computer Architecture and High Performance Computing
A standard test set for numerical approximations to the shallow water equations in spherical geometry

Journal of Computational Physics

Preliminary investigation of advanced electrostatics in molecular dynamics on reconfigurable computers

Proceedings of the 2006 ACM/IEEE conference on Supercomputing
Assessing the potential of hybrid hpc systems for scientific applications: a case study

Proceedings of the 4th international conference on Computing frontiers
Simulating data processing for an advanced ion mobility mass spectrometer

HPRCTA '07 Proceedings of the 1st international workshop on High-performance reconfigurable computing technology and applications: held in conjunction with SC07
Performance analysis challenges and framework for high-performance reconfigurable computing

Parallel Computing
Hardware-accelerated components for hybrid computing systems

Proceedings of the 2008 compFrame/HPC-GECO workshop on Component based high performance
A minimalist cache coherent MPSoC designed for FPGAs

International Journal of High Performance Systems Architecture
Area-efficient architectures for double precision multiplier on FPGA, with run-time-reconfigurable dual single precision support

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Reconfigurable computing offers the promise of performing computations in hardware to increase performance and efficiency while retaining much of the flexibility of a software solution. Recently, the capacities of reconfigurable computing devices, like field programmable gate arrays, have risen to levels that make it possible to execute 64b floating-point operations. SRC Computers has designed the SRC-6 MAPstation to blend the benefits of commodity processors with the benefits of reconfigurable computing. In this paper, we describe our effort to accelerate the performance of several scientific applications on the SRC-6. We describe our methodology, analysis, and results. Our early evaluation demonstrates that the SRC-6 provides a unique software stack that is applicable to many scientific solutions and our experiments reveal the performance benefits of the system.