A Cellular Automata System with FPGA

Authors:
Tomoyoshi Kobori;Tsutomu Maruyama;Tsutomu Hoshino
Affiliations:
University of Tsukuba;University of Tsukuba;University of Tsukuba
Venue:
FCCM '01 Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Year:
2001

Citing 0
Cited 8

High Speed Computation of Three Dimensional Cellular Automata with FPGA

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
A reconfigurable computing framework for multi-scale cellular image processing

Microprocessors & Microsystems
Compute Bound and I/O Bound Cellular Automata Simulations on FPGA Logic

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation

Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation
Cellular Automata Simulations on a FPGA cluster

International Journal of High Performance Computing Applications
Domain-specific programmable design of scalable streaming-array for power-efficient stencil computation

ACM SIGARCH Computer Architecture News
Cellular automata-based parallel random number generators using FPGAs

International Journal of Reconfigurable Computing
Explicit routing schemes for implementation of cellular automata on processor arrays

Natural Computing: an international journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In cellular automata, a single update rule is applied simultaneously to each cell on the lattice. Therefore, many approaches with parallel and distributed systems have been researched. In this paper, we propose a cellular automata system which consists of only one desktop computer and one PCI board with one FPGA. In the system, users need to write only the update rule using a dedicated language (a simple extension of C), and then, the rule is compiled and linked with the hardware libraries based on a new computation method for the systems with limited memory bandwidth. In the computation method, cells on large size lattice can be efficiently processed in parallel and in pipeline. Experiments on lattice-gas model (2048 脳 1024 cells) and Life Game (2048 脳 1024) showed good results. The speedup by the system is 155 times and 250 times compared with Pentium-III 700MHz respectively.