A proper model for the partitioning of electrical circuits
DAC '72 Proceedings of the 9th Design Automation Workshop
Hi-index | 0.00 |
A technique for partitioning LSI chips is presented in this paper. This technique is a refinement of the author's previous work [1].