Compiler techniques for high performance sequentially consistent java programs

Authors:
Zehra Sura;Xing Fang;Chi-Leung Wong;Samuel P. Midkiff;Jaejin Lee;David Padua
Affiliations:
IBM Watson Research Center, Yorktown Heights, NY;Purdue University, West Lafayette, IN;University of Illinois, Urbana, IL;Purdue University, West Lafayette, IN;Seoul National University, Seoul, Korea;University of Illinois, Urbana, IL
Venue:
Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming
Year:
2005

Citing 23
Cited 26

Efficient and correct execution of parallel programs that share memory

ACM Transactions on Programming Languages and Systems (TOPLAS)
Static analysis of low-level synchronization

PADD '88 Proceedings of the 1988 ACM SIGPLAN and SIGOPS workshop on Parallel and distributed debugging
Compiling programs with user parallelism

Selected papers of the second workshop on Languages and compilers for parallel computing
Concurrency analysis in the presence of procedures using a data-flow framework

TAV4 Proceedings of the symposium on Testing, analysis, and verification
Non-concurrency analysis

PPOPP '93 Proceedings of the fourth ACM SIGPLAN symposium on Principles and practice of parallel programming
Analyses and optimizations for shared address space programs

Journal of Parallel and Distributed Computing - Special issue on compilation techniques for distributed memory systems
Using speculative retirement and larger instruction windows to narrow the performance gap between memory consistency models

Proceedings of the ninth annual ACM symposium on Parallel algorithms and architectures
Concurrent programming: the Java programming language

Concurrent programming: the Java programming language
Is SC + ILP = RC?

ISCA '99 Proceedings of the 26th annual international symposium on Computer architecture
Fixing the Java memory model

JAVA '99 Proceedings of the ACM 1999 conference on Java Grande
An efficient algorithm for computing MHP information for concurrent Java programs

ESEC/FSE-7 Proceedings of the 7th European software engineering conference held jointly with the 7th ACM SIGSOFT international symposium on Foundations of software engineering
Flow Analysis of Computer Programs

Flow Analysis of Computer Programs
Concurrent Programming in Java. Second Edition: Design Principles and Patterns

Concurrent Programming in Java. Second Edition: Design Principles and Patterns
Shared Memory Consistency Models: A Tutorial

Computer
Multiprocessors Should Support Simple Memory-Consistency Models

Computer
Optimizing Parallel SPMD Programs

LCPC '94 Proceedings of the 7th International Workshop on Languages and Compilers for Parallel Computing
Dependence Analysis in Parallel Loops with i±k Subscripts

LCPC '95 Proceedings of the 8th International Workshop on Languages and Compilers for Parallel Computing
Automatic fence insertion for shared memory multiprocessing

ICS '03 Proceedings of the 17th annual international conference on Supercomputing
Hiding Relaxed Memory Consistency with Compilers

PACT '00 Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques
The Jalapeño virtual machine

IBM Systems Journal
Analyzing threads for shared memory consistency

Analyzing threads for shared memory consistency
Type systems for distributed data sharing

SAS'03 Proceedings of the 10th international conference on Static analysis
Efficient computation of communicator variables for programs with unstructured parallelism

LCPC'04 Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing

Making Sequential Consistency Practical in Titanium

SC '05 Proceedings of the 2005 ACM/IEEE conference on Supercomputing
Conditional Memory Ordering

Proceedings of the 33rd annual international symposium on Computer Architecture
A two-phase escape analysis for parallel java programs

Proceedings of the 15th international conference on Parallel architectures and compilation techniques
A theory of memory models

Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming
Practical escape analyses: how good are they?

Proceedings of the 3rd international conference on Virtual execution environments
Efficient Classloading Strategies for Interprocedural Analyses in the Presence of Dynamic Classloading

WODA '07 Proceedings of the 5th International Workshop on Dynamic Analysis
Foundations of the C++ concurrency memory model

Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation
BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
DRFX: a simple and efficient memory model for concurrent programming languages

PLDI '10 Proceedings of the 2010 ACM SIGPLAN conference on Programming language design and implementation
Efficient sequential consistency using conditional fences

Proceedings of the 19th international conference on Parallel architectures and compilation techniques
A technique for the effective and automatic reuse of classical compiler optimizations on multithreaded code

Proceedings of the 38th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages
Efficient processor support for DRFx, a memory model with exceptions

Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems
A case for an SC-preserving compiler

Proceedings of the 32nd ACM SIGPLAN conference on Programming language design and implementation
Safe optimisations for shared-memory concurrent programs

Proceedings of the 32nd ACM SIGPLAN conference on Programming language design and implementation
Stability in weak memory models

CAV'11 Proceedings of the 23rd international conference on Computer aided verification
Verifying fence elimination optimisations

SAS'11 Proceedings of the 18th international conference on Static analysis
Efficient computation of may-happen-in-parallel information for concurrent java programs

LCPC'05 Proceedings of the 18th international conference on Languages and Compilers for Parallel Computing
Evaluating the impact of thread escape analysis on a memory consistency model-aware compiler

LCPC'05 Proceedings of the 18th international conference on Languages and Compilers for Parallel Computing
On a Technique for Transparently Empowering Classical Compiler Optimizations on Multithreaded Code

ACM Transactions on Programming Languages and Systems (TOPLAS)
End-to-end sequential consistency

Proceedings of the 39th Annual International Symposium on Computer Architecture
Volition: scalable and precise sequential consistency violation detection

Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems
Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
WeeFence: toward making fences free in TSO

Proceedings of the 40th Annual International Symposium on Computer Architecture
CompCertTSO: A Verified Compiler for Relaxed-Memory Concurrency

Journal of the ACM (JACM)
Online feedback-directed optimizations for parallel Java code

Proceedings of the 2013 ACM SIGPLAN international conference on Object oriented programming systems languages & applications
Making the java memory model safe

ACM Transactions on Programming Languages and Systems (TOPLAS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The rise of Java, C#, and other explicitly parallel languages has increased the importance of compiling for different software memory models. This paper describes co-operating escape, thread structure, and delay set analyses that enable high performance for sequentially consistent programs.We compare the performance of a set of Java programs compiled for sequential consistency (SC) with the performance of the same programs compiled for weak consistency. For SC, we observe a slowdown of 10% on average for an architecture based on the Intel Xeon processor, and 26% on average for an architecture based on the IBM Power3.