Analog VLSI and neural systems
Analog VLSI and neural systems
Analysis and Design of Analog Integrated Circuits
Analysis and Design of Analog Integrated Circuits
Current Mode Techniques for Sub-pico-Ampere Circuit Design
Analog Integrated Circuits and Signal Processing
Operational Amplifier Speed and Accuracy Improvement: Analog Circuit Design With Structural Methodology (KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE)
A Neuromorphic Sound Localizer for a Smart MEMS System
Analog Integrated Circuits and Signal Processing
CMOS Circuit Design, Layout, and Simulation, Second Edition
CMOS Circuit Design, Layout, and Simulation, Second Edition
Design of Analog CMOS Integrated Circuits
Design of Analog CMOS Integrated Circuits
| Hi-index | 0.00 |
Mixed-signal or analog chips often require a wide range of biasing currents that are independent of process and supply voltage and that are proportional to absolute temperature. This paper describes CMOS circuits that we use to generate a set of fixed bias currents typically spanning six decades at room temperature down to a few times the transistor off-current. A bootstrapped current reference with a new startup and power-control mechanism generates a master current, which is successively divided by a current splitter to generate the desired reference currents. These references are nondestructively copied to form the chip's biases. Measurements of behavior, including temperature effects from 1.6 and 0.35 驴 implementations, are presented and nonidealities are investigated. Temperature dependence of the transistor off-current is investigated because it determines the lower limit for generated currents. Readers are directed to a design kit that allows easy generation of the complete layout for a bias generator with a set of desired currents for scalable MOSIS CMOS processes.