FPGA dynamic power minimization through placement and routing constraints
EURASIP Journal on Embedded Systems
Floorplan-based FPGA interconnect power estimation in DSP circuits
Proceedings of the 11th international workshop on System level interconnect prediction
A complete dynamic power estimation model for data-paths in FPGA DSP designs
Integration, the VLSI Journal
Finite state machine optimization in FPGAs
Proceedings of the Second International Conference on Computational Science, Engineering and Information Technology
| Hi-index | 0.00 |