Assertion Checking of Behavioral Descriptions with Non-linear Solver

Authors:
I. Ugarte;P. Sanchez
Affiliations:
Microelectronics Engineering Group. TEISA Department. ETSIIT. University of Cantabria;Microelectronics Engineering Group. TEISA Department. ETSIIT. University of Cantabria
Venue:
ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Year:
2005

Citing 1
Cited 1

Functional vector generation for assertion-based verification at behavioral level using interval analysis

HLDVT '03 Proceedings of the Eighth IEEE International Workshop on High-Level Design Validation and Test Workshop

Formal verification of high-level data-flow synthesis designs using relational modeling and symbolic computation

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Verification has become the mayor bottleneck of the design process. According to the latest report of the International Technology Roadmap for Semiconductors, the challenge will be to develop new design-for-verifiability techniques and verification methods for higher levels of abstraction. Several Design-for-Verifiability methodologies (DFV) have been proposed and Assertion-based Verification (ABV) is one of the most promising. In order to automatically verify assertions at the higher abstraction levels, it is necessary to improve the performances and capabilities of current constraint solvers. This paper presents a new technique based on nonlinear solvers that automatically checks assertions in behavioral descriptions of hardware systems. These descriptions are modeled with a set of integer polynomial inequalities. The technique provides better results than SAT solvers and it is applied to real designs, such as Viterbi decoders or vocoder digital filters.