Design of Transport Triggered Architecture Processors for Wireless Encryption

Authors:
Panu Hamalainen;Jari Heikkinen;Marko Hannikainen;Timo D. Hamalainen
Affiliations:
Tampere University of Technology / Institute of Digital and Computer Systems;Tampere University of Technology / Institute of Digital and Computer Systems;Tampere University of Technology / Institute of Digital and Computer Systems;Tampere University of Technology / Institute of Digital and Computer Systems
Venue:
DSD '05 Proceedings of the 8th Euromicro Conference on Digital System Design
Year:
2005

Citing 0
Cited 1

Review of hardware architectures for advanced encryption standard implementations considering wireless sensor networks

SAMOS'07 Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

Transport Triggered Architecture (TTA) offers a costeffective trade-off between the size and performance of ASICs and the programmability of general-purpose processors. In this paper TTA processors for the RC4 and AES encryption algorithms of the new IEEE 802.11i WLAN security standard are designed. Special operations efficiently supporting the ciphers are developed. The TTA design flow is utilized for finding configurations with the best performance-size ratios. The size of the configuration supporting both the algorithms is 69.4 kgates and the throughput 100 Mb/s for RC4 and 68.5 Mb/s for AES at 100 MHz in the 0.13 µm CMOS technology. Compared to commercial processors of the same wireless application domain, higher throughputs are achieved at significantly smaller area and lower clock speed, which also results in decreased energy consumption.