Adaptive History-Based Memory Schedulers for Modern Processors

Authors:
Ibrahim Hur;Calvin Lin
Affiliations:
IBM Corp. and The University of Texas at Austin;The University of Texas at Austin
Venue:
IEEE Micro
Year:
2006

Citing 12
Cited 3

Increasing the number of strides for conflict-free vector access

ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
Access ordering and effective memory bandwidth

Access ordering and effective memory bandwidth
Hardware-only stream prefetching and dynamic access ordering

Proceedings of the 14th international conference on Supercomputing
Memory access scheduling

Proceedings of the 27th annual international symposium on Computer architecture
Dynamic Access Ordering for Streamed Computations

IEEE Transactions on Computers
Imagine: Media Processing with Streams

IEEE Micro
Impulse: Building a Smarter Memory Controller

HPCA '99 Proceedings of the 5th International Symposium on High Performance Computer Architecture
Performance analysis of the Alpha 21364-based HP GS1280 multiprocessor

Proceedings of the 30th annual international symposium on Computer architecture
Design and implementation of the POWER5™ microprocessor

Proceedings of the 41st annual Design Automation Conference
Adaptive History-Based Memory Schedulers

Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture
IBM Power5 Chip: A Dual-Core Multithreaded Processor

IEEE Micro
POWER4 system microarchitecture

IBM Journal of Research and Development

Memory Prefetching Using Adaptive Stream Detection

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Memory scheduling for modern microprocessors

ACM Transactions on Computer Systems (TOCS)
Timing effects of DDR memory systems in hard real-time multicore architectures: Issues and solutions

ACM Transactions on Embedded Computing Systems (TECS) - Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Careful memory scheduling can increase memory bandwidth and overall system performance. We present a new memory scheduler that makes decisions based on the history of recently scheduled operations, providing two advantages: It can better reason about the delays associated with complex DRAM structure, and it can adapt to different observed workload.