A reconfigurable hardware based embedded scheduler for buffered crossbar switches

Authors:
Lotfi Mhamdi;Christopher Kachris;Stamatis Vassiliadis
Affiliations:
EEMCS, TU Delft, The Netherlands;EEMCS, TU Delft, The Netherlands;EEMCS, TU Delft, The Netherlands
Venue:
Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
Year:
2006

Citing 3
Cited 1

Scheduling algorithms for input-queued cell switches

Scheduling algorithms for input-queued cell switches
Designing and Implementing a Fast Crossbar Scheduler

IEEE Micro
An Implementable Parallel Scheduler for Input-Queued Switches

IEEE Micro

Fair queueing based packet scheduling for buffered crossbar switches

GLOBECOM'09 Proceedings of the 28th IEEE conference on Global telecommunications

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we propose a new internally buffered crossbar (IBC) switching architecture where the input and output distributed schedulers are embedded inside the crossbar fabric chip. As opposed to previous designs, where these schedulers are spread across input and output line cards, our design allows the schedulers to have cheap and fast access to the internal buffers, optimizes the flow control mechanism and makes the IBC more scalable. We employed the Xilinx Virtex-4FX platform to show the feasibility of our proposal and implemented a reconfigurable hardware based IBC switch with the maximum port count that we could fit on a single chip. The experiments suggest that a 24x24 IBC switch running a 10 Gbps port speed and a clock cycle time of 6.4 ns can be implemented.