Designing a custom architecture for DCT using NISC technology

Authors:
Bita Gorjiara;Mehrdad Reshadi;Daniel Gajski
Affiliations:
University of California Irvine;University of California Irvine;University of California Irvine
Venue:
ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Year:
2006

Citing 3
Cited 1

ASIP Design Methodologies: Survey and Issues

VLSID '01 Proceedings of the The 14th International Conference on VLSI Design (VLSID '01)
A cycle-accurate compilation algorithm for custom pipelined datapaths

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Utilizing Horizontal and Vertical Parallelism with a No-Instruction-Set Compiler for Custom Datapaths

ICCD '05 Proceedings of the 2005 International Conference on Computer Design

FlexCore: Utilizing Exposed Datapath Control for Efficient Computing

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents design of a custom architecture for Discrete Cosine Transform (DCT) using No-Instruction-Set Computer (NISC) technology that is developed for fast processor customization. Using several software transformations and hardware customization, we achieved up to 10 times performance improvement, 2 times power reduction, 12.8 times energy reduction, and 3 times area reduction compared to an already-optimized soft-core MIPS implementation.