Maximizing data reuse for minimizing memory space requirements and execution cycles

Authors:
M. Kandemir;G. Chen;F. Li
Affiliations:
Pennsylvania State University;Pennsylvania State University;Pennsylvania State University
Venue:
ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Year:
2006

Citing 13
Cited 2

Optimizing for parallelism and data locality

ICS '92 Proceedings of the 6th international conference on Supercomputing
Background memory area estimation for multidimensional signal processing systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Data-centric multi-level blocking

Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation
Data transformations for eliminating conflict misses

PLDI '98 Proceedings of the ACM SIGPLAN 1998 conference on Programming language design and implementation
Advanced compiler design and implementation

Advanced compiler design and implementation
A fully associative software-managed cache design

Proceedings of the 27th annual international symposium on Computer architecture
Systematic speed-power memory data-layout exploration for cache controlled embedded multimedia applications

Proceedings of the 14th international symposium on Systems synthesis
Increasing Energy Efficiency of Embedded Systems by Application-Specific Memory Hierarchy Generation

IEEE Design & Test
Finding Legal Reordering Transformations Using Mappings

LCPC '94 Proceedings of the 7th International Workshop on Languages and Compilers for Parallel Computing
Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications

EDTC '97 Proceedings of the 1997 European conference on Design and Test
A fast and accurate framework to analyze and optimize cache memory behavior

ACM Transactions on Programming Languages and Systems (TOPLAS)
Layer Assignment echniques for Low Energy in Multi-Layered Memory Organisations

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Low power memory storage and transfer organization for the MPEG-4full pel motion estimation on a multimedia processor

IEEE Transactions on Multimedia

Formal model of data reuse analysis for hierarchical memory organizations

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Combining data reuse with data-level parallelization for FPGA-targeted hardware compilation: a geometric programming framework

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Embedded systems in the form of vehicles and mobile devices such as wireless phones, automatic banking machines and new multi-modal devices operate under tight memory and power constraints. Therefore, their performance demands must be balanced very well against their memory space requirements and power consumption. Automatic tools that can optimize for memory space utilization and performance are expected to be increasingly important in the future as increasingly larger portions of embedded designs are being implemented in software. In this paper, we describe a novel optimization framework that can be used in two different ways: (i) deciding a suitable on-chip memory capacity for a given code, and (ii) restructuring the application code to make better use of the available on-chip memory space. While prior proposals have addressed these two questions, the solutions proposed in this paper are very aggressive in extracting and exploiting all data reuse in the application code, restricted only by inherent data dependences.