An elitist distributed particle swarm algorithm for RF IC optimization

Authors:
Min Chu;David J. Allstot
Affiliations:
University of Washington, Seattle, WA;University of Washington, Seattle, WA
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 5
Cited 3

RF microelectronics

RF microelectronics
Multi-Objective Optimization Using Evolutionary Algorithms

Multi-Objective Optimization Using Evolutionary Algorithms
Parasitic-aware design and optimization of a fully integrated CMOS wideband amplifier

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
MOPSO: a proposal for multiple objective particle swarm optimization

CEC '02 Proceedings of the Evolutionary Computation on 2002. CEC '02. Proceedings of the 2002 Congress - Volume 02
WATSON: design space boundary exploration and model generation for analog and RFIC design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Distributed identification of nonlinear processes using incremental and diffusion type PSO algorithms

CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
A new distributed particle swarm optimization algorithm for constraint reasoning

KES'10 Proceedings of the 14th international conference on Knowledge-based and intelligent information and engineering systems: Part II
Distributed and robust parameter estimation of IIR systems using incremental particle swarm optimization

Digital Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

An RF IC optimization methodology based on an elitist distributed particle swarm optimization algorithm is presented. By including a Pareto ranking mechanism and elitism in the algorithm, design alternatives and tradeoff information are provided with high efficiency. Post-optimization Monte-Carlo simulations are performed to assess first-order yield performance and aid in the selection of the final design. The approach is validated through the synthesis of a 5.2GHz direct-conversion front-end in 180nm CMOS.