Multi-Objective Design Space Exploration Methodologies for Platform based SOCs

Authors:
Claudio Talarico;Esteban Rodriguez-Marek;Min-sung Koh
Affiliations:
Eastern Washington University;Eastern Washington University;Eastern Washington University
Venue:
ECBS '06 Proceedings of the 13th Annual IEEE International Symposium and Workshop on Engineering of Computer Based Systems
Year:
2006

Citing 0
Cited 2

Making good points: application-specific pareto-point generation for design space exploration using statistical methods

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
System-level modeling and multi-objective evolutionary design of pipelined FFT processors for wireless OFDM receivers

ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a new strategy for design space exploration (DSE) of system-on-chip (SOC) platforms. The solution adopted uses a multi-objective optimization technique based on the concept of Pareto-optimality. The approach is purely heuristic and is a variation of the "simulated annealing" algorithm. To illustrate and validate our methodology the algorithm was used to design a highly parameterized SOC architecture based on a MIPS processor. The performance metrics used to assess the quality of the numerous design alternatives explored are power consumption and execution time. The results obtained demonstrate the robustness of the proposed method both in terms of design time and accuracy.