A Unified Approach for Verification and Validation of Systems and Software Engineering Models

Authors:
Luay Alawneh;Mourad Debbabi;Yosr Jarraya;Andrei Soeanu;Fawzi Hassayne
Affiliations:
Concordia University, Montreal, Canada;Concordia University, Montreal, Canada;Concordia University, Montreal, Canada;Concordia University, Montreal, Canada;Defence Research and Development Canada, Ottawa, Ontario, Canada
Venue:
ECBS '06 Proceedings of the 13th Annual IEEE International Symposium and Workshop on Engineering of Computer Based Systems
Year:
2006

Citing 0
Cited 2

Formal Verification and Validation of UML 2.0 Sequence Diagrams using Source and Destination of Messages

Electronic Notes in Theoretical Computer Science (ENTCS)
A formal verification framework for SysML activity diagrams

Expert Systems with Applications: An International Journal

Quantified Score

Hi-index	0.01

Visualization

Abstract

We present in this paper a unified paradigm for the verification and validation of software and systems engineering design models expressed in UML 2.0 or SysML. This paradigm relies on an established synergy between three salient approaches, which are model-checking, program analysis, and software engineering techniques. To illustrate the accomplishment of our results, we have designed and implemented an integrated and automated computer-aided assessment tool. We provide three case studies for sequence, state machine, and class and package diagrams to demonstrate the benefits of our methodology.