Low cost trace-driven memory simulation using SimPoint

Authors:
Michael Laurenzano;Beth Simon;Allan Snavely;Meghan Gunn
Affiliations:
University of California, San Diego;University of California, San Diego;University of California, San Diego;University of California, San Diego
Venue:
ACM SIGARCH Computer Architecture News - Special issue on the 2005 workshop on binary instrumentation and application
Year:
2005

Citing 4
Cited 2

Automatically characterizing large scale program behavior

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
A framework for performance modeling and prediction

Proceedings of the 2002 ACM/IEEE conference on Supercomputing
An API for Runtime Code Patching

International Journal of High Performance Computing Applications
Modeling application performance by convolving machine signatures with application profiles

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop

Multiprocessor performance estimation using hybrid simulation

Proceedings of the 45th annual Design Automation Conference
PSnAP: accurate synthetic address streams through memory profiles

LCPC'09 Proceedings of the 22nd international conference on Languages and Compilers for Parallel Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Trace-driven memory simulation tools such as MetaSim Tracer [1] capture the address stream of an application during an instrumented program run. Various statistics can be measured using the in-flight address stream including anticipated cache hit rates. This paper reports on performance improvements of MetaSim Tracer gained by using techniques developed in SimPoint [2]. Concurrent research [3] addresses techniques that can be used to reduce the instrumentation overhead involved in memory tracing, and this work addresses a technique that can be used to decrease the amount of cache simulation that is required on top of this. The result is a tool for trace driven cache simulation that is practical to use for memory performance studies of full sized scientific applications.