Improving Gate-Level ATPG by Traversing Concurrent EFSMs

  • Authors:
  • Giuseppe Di Guglielmo;Franco Fummi;Cristina Marconcini;Graziano Pravadelli

  • Affiliations:
  • Universita di Verona, Italy;Universita di Verona, Italy;Universita di Verona, Italy;Universita di Verona, Italy

  • Venue:
  • VTS '06 Proceedings of the 24th IEEE VLSI Test Symposium
  • Year:
  • 2006

Quantified Score

Hi-index 0.00

Visualization

Abstract

The paper describes an high-level pseudo-deterministic ATPG that explores the DUT state space by exploiting an easy-totraverse extended FSM model. Testing of hard-to-detect faults is thus improved. Generated test sequences are very effective in detecting both high-level faults and gate-level stuck-at faults. Thus, the reuse of test sequences generated by the proposed ATPG allows to improve the stuck-at fault coverage and to reduce the execution time of commercial gate-level ATPGs.