A control theoretic approach to run-time energy optimization of pipelined processing in MPSoCs

Authors:
Andrea Alimonda;Andrea Acquaviva;Salvatore Carta;Alessandro Pisano
Affiliations:
University of Cagliari, Cagliari, Italy;University of Urbino, Urbino, Italy;University of Cagliari, Cagliari, Italy;University of Cagliari, Cagliari, Italy
Venue:
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Year:
2006

Citing 10
Cited 4

A survey of design techniques for system-level dynamic power management

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low-power electronics and design
Dynamic voltage scheduling technique for low-power multimedia applications using buffers

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Control-theoretic dynamic frequency and voltage scaling for multimedia workloads

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
What is the limit of energy saving by dynamic voltage scaling?

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multiprocessor Real-Time Systems

IEEE Transactions on Parallel and Distributed Systems
Reducing Multimedia Decode Power using Feedback Control

ICCD '03 Proceedings of the 21st International Conference on Computer Design
Overhead-Conscious Voltage Selection for Dynamic and Leakage Energy Reduction of Time-Constrained Systems

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Vertigo: automatic performance-setting for Linux

OSDI '02 Proceedings of the 5th symposium on Operating systems design and implementationCopyright restrictions prevent ACM from being able to make the PDFs for this conference available for downloading
Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Dynamic frequency scaling with buffer insertion for mixed workloads

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Synchronization-driven dynamic speed scaling for MPSoCs

Proceedings of the 2006 international symposium on Low power electronics and design
An energy-aware co-simulation framework for the design of wireless sensor networks

Proceedings of the 18th ACM Great Lakes symposium on VLSI
A feedback-based approach to DVFS in data-flow applications

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
On line power optimization of data flow multi-core architecture based on vdd-hopping for local DVFS

PATMOS'10 Proceedings of the 20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this work we take a control-theoretic approach to feedback-based dynamic voltage scaling (DVS) in Multi Processor System on Chip (MPSoC) pipelined architectures. We present and discuss a novel feedback approach based on both linear and non-linear techniques aimed at controlling interprocessor queue occupancy. Theoretical analysis and experiments, carried out on a cycle-accurate multiprocessor simulation platform, show that feedback-based control reduces energy consumption with respect to standard local DVS policies and highlight that non-linear strategies allows a more flexible and robust implementation in presence of variable workload conditions.