On-Board Partial Run-Time Reconfiguration for Pico-Satellite Constellations

Authors:
Tanya Vladimirova;Xiaofeng Wu
Affiliations:
University of Surrey, UK;University of Surrey, UK
Venue:
AHS '06 Proceedings of the first NASA/ESA conference on Adaptive Hardware and Systems
Year:
2006

Citing 0
Cited 4

Clusters Versus FPGA for Parallel Processing of Hyperspectral Imagery

International Journal of High Performance Computing Applications
A Self-Reconfigurable Adaptive FIR Filter System on Partial Reconfiguration Platform

IEICE - Transactions on Information and Systems
SARFUM: Security Architecture for Remote FPGA Update and Monitoring

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Improving the Performance of Hyperspectral Image and Signal Processing Algorithms Using Parallel, Distributed and Specialized Hardware-Based Systems

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Distributed satellite systems are considered a promising new direction in spacecraft architecture design. Pico-satellite constellations flying in low Earth orbit (LEO) could become an efficient and lowcost solution to Earth observation and remote sensing in the future. There is a pressing need for condition-based maintenance, self-repair and upgrade capabilities on-board satellites in order to enable future space applications. In this paper we present a methodology for onboard partial run-time reconfiguration to enable onboard system-level functional changes ensuring correct operation, longer life and higher quality of service. The technique of partial run-time reconfiguration is introduced and a remote reconfiguration methodology is described. The architecture of an FPGA-based reconfigurable SoC design for on-board computing is outlined. A case study, which demonstrates the feasibility of the approach, is presented.