JPG - A Partial Bitstream Generation Tool to Support Partial Reconfiguration in Virtex FPGAs
IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
Low-Power Wireless Sensor Networks
VLSID '01 Proceedings of the The 14th International Conference on VLSI Design (VLSID '01)
A Single-Chip Supervised Partial Self-Reconfigurable Architecture for Software Defined Radio
IPDPS '03 Proceedings of the 17th International Symposium on Parallel and Distributed Processing
Remote and Partial Reconfiguration of FPGAs: Tools and Trends
IPDPS '03 Proceedings of the 17th International Symposium on Parallel and Distributed Processing
On-Board Partial Run-Time Reconfiguration for Pico-Satellite Constellations
AHS '06 Proceedings of the first NASA/ESA conference on Adaptive Hardware and Systems
Ubiquitous evolvable hardware system for heart disease diagnosis applications
ARC'07 Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications
Implementation of a FIR filter on a partial reconfigurable platform
KES'06 Proceedings of the 10th international conference on Knowledge-Based Intelligent Information and Engineering Systems - Volume Part III
Dynamic partial reconfiguration in FPGAs
IITA'09 Proceedings of the 3rd international conference on Intelligent information technology application
Internal and external bitstream relocation for partial dynamic reconfiguration
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Partial reconfigurable fir filtering system using distributed arithmetic
International Journal of Reconfigurable Computing - Special issue on selected papers from ReconFig 2009 International conference on reconfigurable computing and FPGAs (ReconFig 2009)
| Hi-index | 0.00 |
This paper presents a self-reconfigurable adaptive FIR filter system design using dynamic partial reconfiguration, which has flexibility, power efficiency, advantages of configuration time allowing dynamically inserting or removing adaptive FIR filter modules. This self-reconfigurable adaptive FIR filter is responsible for providing the best solution for realization and autonomous adaptation of FIR filters, and processes the optimal digital signal processing algorithms, which are the low-pass, band-pass and high-pass filter algorithms with various frequencies, for noise removal operations. The proposed stand-alone self-reconfigurable system using Xilinx Virtex4 FPGA and Compact-Flash memory shows the improvement of configuration time and flexibility by using the dynamic partial reconfiguration techniques.