System level signal and power integrity analysis methodology for system-in-package applications

Authors:
Rohan Mandrekar;Krishna Bharath;Krishna Srinivasan;Ege Engin;Madhavan Swaminathan
Affiliations:
Georgia Institute of Technology, Atlanta, GA;Georgia Institute of Technology, Atlanta, GA;Georgia Institute of Technology, Atlanta, GA;Georgia Institute of Technology, Atlanta, GA;Georgia Institute of Technology, Atlanta, GA
Venue:
Proceedings of the 43rd annual Design Automation Conference
Year:
2006

Citing 1
Cited 3

Efficient time-domain simulation of frequency-dependent elements

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design

Computationally efficient power integrity simulation for system-on-package applications

Proceedings of the 44th annual Design Automation Conference
A noise-aware design and an enhanced IBIS model for evaluating simultaneous switching noise

CSECS'09 Proceedings of the 8th WSEAS International Conference on Circuits, systems, electronics, control & signal processing
A novel design for evaluating simultaneous switching noise within an enhanced IBIS model

WSEAS Transactions on Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes a methodology for performing system level signal and power integrity analyses of SiP-based systems. The paper briefly outlines some new modeling and simulation techniques that have been developed to enable the proposed methodology. Some results based on the application of this methodology on test systems are also presented.