Design for Test: For Digital Integrated Circuits
Design for Test: For Digital Integrated Circuits
Designing for scan test of high performance embedded memories
ITC '98 Proceedings of the 1998 IEEE International Test Conference
| Hi-index | 0.00 |
For digital chips containing functional logic and embedded memories, these are usually tested separately: Scan test is used for testing functional logic; Memory Built-in Self Test (MBIST) is run for embedded memories. A new approach is proposed to exercise scan test and MBIST in parallel in order to reduce production test time and improve stress tests. It requires only small additional logic and allows to simultaneously run both test modes. In general, the approach can be used to control simultaneously scan test and any Built-in Self Test (BIST) providing a simple pass/fail result.