Predicting communication protocol performance on superscalar architectures using instruction dependency

Authors:
Tsai Chi Huang;Linda M. Wills;Roy W. Melton;Cecil O. Alford
Affiliations:
Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA;Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA;Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA;Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA
Venue:
Performance Evaluation
Year:
2006

Citing 7
Cited 0

The Nonuniform Distribution of Instruction-Level and Machine Parallelism and its Effect on Performance

IEEE Transactions on Computers
Dynamic trace analysis for analytic modeling of superscalar performance

Performance Evaluation - Special issue: performance modeling of parallel processing systems
Vying for the Lead in High-Performance Processors

Computer
Instruction Window Size Trade-Offs and Characterization of Program Parallelism

IEEE Transactions on Computers
An Instruction Throughput Model of Superscalar Processors

RSP '03 Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP'03)
Empirical Analysis of Operand Usage and Transport in Multimedia Applications

IWSOC '04 Proceedings of the System-on-Chip for Real-Time Applications, 4th IEEE International Workshop
Reducing Operand Communication Overhead using Instruction Clustering for Multimedia Application

ISM '05 Proceedings of the Seventh IEEE International Symposium on Multimedia

Quantified Score

Hi-index	0.00

Visualization

Abstract

Increasing diversity in telecommunication workloads leads to greater complexity in communication protocols. This occurs as channel bandwidth rapidly increases. These factors result in larger computational loads for network processors that are increasingly turning to high performance microprocessor designs. This paper presents an analytical method for estimating the performance of instruction level parallel (ILP) processors executing network protocol processing applications. Instruction dependency information extracted while executing an application is used to calculate upper and lower bounds for throughput, measured in instructions per cycle (IPC). Results using UDP/TCP/IP applications show that the simulated IPC values fall between the analytically derived upper and lower bounds, validating the model. The analytical method is much less expensive than cycle-accurate simulation, but reveals similar throughput performance predictions. This allows the architectural design space for network superscalar processors to be explored more rapidly and comprehensively, to reveal the maximum IPC that is possible for a given application workload and the available hardware resources.