A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing

Authors:
Hritam Dutta;Frank Hannig;Jurgen Teich;Benno Heigl;Heinz Hornegger
Affiliations:
University of Erlangen-Nuremberg, Germany;University of Erlangen-Nuremberg, Germany;University of Erlangen-Nuremberg, Germany;Siemens AG, Medical Solutions (AX), Forchheim, Germany.;Siemens AG, Medical Solutions (AX), Forchheim, Germany.
Venue:
ASAP '06 Proceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors
Year:
2006

Citing 0
Cited 4

PARO: Synthesis of Hardware Accelerators for Multi-dimensional Dataflow-Intensive Applications

ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications
Efficient Mapping of Multiresolution Image Filtering Algorithms on Graphics Processors

SAMOS '09 Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Architecture and implementation of real-time stereo vision with bilateral background subtraction

ICIC'07 Proceedings of the intelligent computing 3rd international conference on Advanced intelligent computing theories and applications
Model-based synthesis and optimization of static multi-rate image processing algorithms

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Massively parallel processor array architectures can be used as hardware accelerators for a plenty of dataflow dominant applications. Bilateral filtering is an example of a state-of-the-art algorithm in medical imaging, which falls in the class of 2D adaptive filter algorithms. In this paper, we propose a semi-automatic mapping methodology for the generation of hardware accelerators for such a generic class of adaptive filtering applications in image processing. The final architecture deliver similar synthesis results as a hand-tuned design.