Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving

Authors:
Zhiyuan He;Zebo Peng;Petru Eles;Paul Rosinger;Bashir M. Al-Hashimi
Affiliations:
Linköping University, Sweden;Linköping University, Sweden;Linköping University, Sweden;University of Southampton, UK;University of Southampton, UK
Venue:
DFT '06 Proceedings of the 21st IEEE International Symposium on on Defect and Fault-Tolerance in VLSI Systems
Year:
2006

Citing 0
Cited 3

Temperature-aware test scheduling for multiprocessor systems-on-chip

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Thermal-Aware Test Access Mechanism and Wrapper Design Optimization for System-on-Chips

IEICE - Transactions on Information and Systems
System-on-Chip Test Architectures: Nanometer Design for Testability

System-on-Chip Test Architectures: Nanometer Design for Testability

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents simulations of 3 different implementations of the minority-3 function, with special focus on mismatch analysis through statistical Monte Carlo-simulations. The simulations clearly favors the minority-3 Mirrored gate, and a gate-level ...