A low power VLSI implementation for variable length decoder in MPEG-1 layer III

Authors:
Tsung-Han Tsai;Wen-Cheng Chen;Chun-Nan Liu
Affiliations:
Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan;Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan;Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan
Venue:
ICME '03 Proceedings of the 2003 International Conference on Multimedia and Expo - Volume 2
Year:
2003

Citing 1
Cited 2

A Tutorial on MPEG/Audio Compression

IEEE MultiMedia

Low-power system design for MPEG-2/4 AAC audio decoder using pure ASIC approach

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Low-power bitstream-residual decoder for H.264/AVC baseline profile decoding

EURASIP Journal on Embedded Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

MPEG layer III (MP3) audio coding algorithm was a widely used audio coding standard. It involves several complex coding techniques and is therefore difficult to create an efficient architecture design. The variable length decoding was an important part, which needs great amount of search and memory read/write operations. In this paper a data driven variable length decoding algorithm is presented, which can exploit the signal statistics of variable length codes to reduce power. The decoder was designed based on simplicity and low-cost, low power consumption while retaining the high efficiency requirements.