CryptoPage: An Efficient Secure Architecture with Memory Encryption, Integrity and Information Leakage Protection

Authors:
Guillaume Duc;Ronan Keryell
Affiliations:
ENST Bretagne, France;ENST Bretagne, France
Venue:
ACSAC '06 Proceedings of the 22nd Annual Computer Security Applications Conference
Year:
2006

Citing 0
Cited 9

Hardware Mechanisms for Memory Authentication: A Survey of Existing Techniques and Engines

Transactions on Computational Science IV
Building Secure Resources to Ensure Safe Computations in Distributed and Potentially Corrupted Environments

Euro-Par 2008 Workshops - Parallel Processing
SecBus: operating system controlled hierarchical page-based memory bus protection

Proceedings of the Conference on Design, Automation and Test in Europe
Block-level added redundancy explicit authentication for parallelized encryption and integrity checking of processor-memory transactions

Transactions on computational science X
Memory encryption for smart cards

CARDIS'11 Proceedings of the 10th IFIP WG 8.8/11.2 international conference on Smart Card Research and Advanced Applications
A fully homomorphic crypto-processor design: correctness of a secret computer

ESSoS'13 Proceedings of the 5th international conference on Engineering Secure Software and Systems
Architectures of flexible symmetric key crypto engines—a survey: From hardware coprocessor to multi-crypto-processor system on chip

ACM Computing Surveys (CSUR)
Beyond full disk encryption: protection on security-enhanced commodity processors

ACNS'13 Proceedings of the 11th international conference on Applied Cryptography and Network Security
Memory encryption: A survey of existing techniques

ACM Computing Surveys (CSUR)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Several secure computing hardware architectures using memory encryption and memory integrity checkers have been proposed during the past few years to provide applications with a tamper resistant environment. Some solutions, such as HIDE, have also been proposed to solve the problem of information leakage on the address bus. We propose the CRYPTOPAGE architecture which implements memory encryption, memory integrity protection checking and information leakage protection together with a low performance penalty (3% slowdown on average) by combining the Counter Mode of operation, local authentication values and Merkle trees.