Timing Verification of UML Activity Diagram Based Code Block Level Models for Real Time Multiprocessor System-on-Chip Applications

Authors:
Dipankar Das;Rajeev Kumar;P. P. Chakrabarti
Affiliations:
Indian Institute of Technology, Kharagpur;Indian Institute of Technology, Kharagpur;Indian Institute of Technology, Kharagpur
Venue:
APSEC '06 Proceedings of the XIII Asia Pacific Software Engineering Conference
Year:
2006

Citing 0
Cited 2

Coverage-driven automatic test generation for uml activity diagrams

Proceedings of the 18th ACM Great Lakes symposium on VLSI
A formal verification framework for SysML activity diagrams

Expert Systems with Applications: An International Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

The UML Activity Diagram language is the de facto language for behavioral modeling capable of block level modeling of real time multiprocessor SoC applications where timing behavior is a critical aspect. Although there are several tools for timing verification of logics with branching time semantics, there are no known model checkers for timing verification of logics with linear time semantics as needed for many verification tasks. This work deals with timing verification of UML Activity Diagram models of applications. We propose a subset of TPTL (Timed Propositional Temporal Logic) for specifying timing queries. We develop an automata based model checker for verifying such queries. We present a comparison of the proposed timing verification with the state of the art for random testcases.