Software unit test coverage and adequacy
ACM Computing Surveys (CSUR)
Petri Net Theory and the Modeling of Systems
Petri Net Theory and the Modeling of Systems
UML for Embedded Systems Specification and Design: Motivation and Overview
Proceedings of the conference on Design, automation and test in Europe
A Formal Semantics of Timed Activity Diagrams and its PROMELA Translation
APSEC '05 Proceedings of the 12th Asia-Pacific Software Engineering Conference
Symbolic model checking of UML activity diagrams
ACM Transactions on Software Engineering and Methodology (TOSEM)
APSEC '06 Proceedings of the XIII Asia Pacific Software Engineering Conference
UML for ESL design: basic principles, tools, and applications
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
UML Activity Diagram-Based Automatic Test Case Generation For Java Programs
The Computer Journal
Using UML(VR) for the support of the test data generation
International Journal of Critical Computer-Based Systems
Clustering test cases to achieve effective test selection
Proceedings of the 1st Amrita ACM-W Celebration on Women in Computing in India
Seamless testing for models and code
FASE'11/ETAPS'11 Proceedings of the 14th international conference on Fundamental approaches to software engineering: part of the joint European conferences on theory and practice of software
Automated test scenario selection based on levenshtein distance
ICDCIT'10 Proceedings of the 6th international conference on Distributed Computing and Internet Technology
Transition sequence exploration of UML activity diagram using evolutionary algorithm
Proceedings of the 5th India Software Engineering Conference
Automatic conformance testing of optimized triple graph grammar implementations
AGTIVE'11 Proceedings of the 4th international conference on Applications of Graph Transformations with Industrial Relevance
UML behavioral model based test case generation: a survey
ACM SIGSOFT Software Engineering Notes
| Hi-index | 0.00 |
Due to the increasing complexity of today's embedded systems, the analysis and validation of such systems is becoming a major challenge. UML is gradually adopted in the embedded system design as a system level specification. One of the major bottlenecks in the validation of UML activity diagrams is the lack of automated techniques for directed test generation. This paper proposes an automated test generation approach for the UML activity diagrams. The contribution of this paper is the use of specification coverage to generate properties as well as design models to enable directed test generation using model checking. Our experimental results demonstrate that our approach can drastically reduce the validation effort in both specification and implementation levels.