Multi-Mode Segmented Scan Architecture with Layout-Aware Scan Chain Routing for Test Data and Test Time Reduction

  • Authors:
  • Po-Chang Tsai;Sying-Jyan Wang

  • Affiliations:
  • National Chung-Hsing University, Taiwan, ROC;National Chung-Hsing University, Taiwan, ROC

  • Venue:
  • ATS '06 Proceedings of the 15th Asian Test Symposium
  • Year:
  • 2006

Quantified Score

Hi-index 0.00

Visualization

Abstract

Power of scan operation is dominant factor. This paper proposed the structure to reduce scan power totally. The total scan power reduction architecture uses a duplicated transition monitoring window and sub-scan chains. Experimental results show 60% ...