IBM Systems Journal
A new fault-tolerant algorithm for clock synchronization
Information and Computation
Optimal cost/performance design of ATM switches
IEEE/ACM Transactions on Networking (TON)
The design and analysis of an ATM multicast switch with adaptive traffic controller
IEEE/ACM Transactions on Networking (TON)
VHDL made easy!
Route packets, not wires: on-chip inteconnection networks
Proceedings of the 38th annual Design Automation Conference
Bandwidth sharing: objectives and algorithms
IEEE/ACM Transactions on Networking (TON)
Formal methods for protocol conversion
IEEE Journal on Selected Areas in Communications
| Hi-index | 0.01 |
The automotive industry is now incorporating 'control-by-wire' features into vehicles, to control the most safety-critical systems such as braking and steering. Such systems are referred to as 'X-by-wire' systems, where X refers to the specific type of system that is being controlled. The requirements for the multiplexed control network in X-by-wire systems demand the use of fast, safe, fault-tolerant, in-vehicle control networks. Research has established the time-triggered architecture as the most suitable approach for X-by-wire applications. In the time-triggered architecture, all activity of message exchange is synchronized to a global timebase and all nodes in the network perform their tasks based on a message schedule, which is strictly synchronized to this global timebase. A number of different types of control network protocols are emerging, based on the time-triggered architecture. The industry will soon decide on which of these networks will become the de-facto standards for X-by-wire applications. Other future network protocols will also find use in the automotive systems and there will be a need to communicate control message data across different types of time-triggered networks, with different specifications and protocols; realizing the need for a new type of real-time gateway for time-triggered control networks. Such a gateway concept is proposed in this paper and its design architecture is described at an early prototype level. A FPGA based digital IC is developed to demonstrate the concept. The prototype has been evaluated and the results are presented to show the deterministic real-time behaviour of the gateway. Four types of state-of-the-art time-triggered networks are supported in the prototype design, i.e., FlexRay, Byteflight, TTP/C and TTCAN. The core gateway architecture has been adopted from state-of-the-art packet switching techniques as used in ATM networks. Special purpose Network Host Processors (NHP) implement the protocol conversion routines to convert frames from network to gateway core format and vice versa.