Hashchip: a shared-resource multi-hash function processor architecture on FPGA

Authors:
T. S. Ganesh;M. T. Frederick;T. S. B. Sudarshan;A. K. Somani
Affiliations:
Dependable Computing and Networking Laboratory, Iowa State University, Ames, IA;Dependable Computing and Networking Laboratory, Iowa State University, Ames, IA;Computer Science and Information Systems, Birla Institute of Technology and Science, Pilani, India;Dependable Computing and Networking Laboratory, Iowa State University, Ames, IA
Venue:
Integration, the VLSI Journal - Special issue: Embedded cryptographic hardware
Year:
2007

Citing 5
Cited 2

Performance analysis of MD5

SIGCOMM '95 Proceedings of the conference on Applications, technologies, architectures, and protocols for computer communication
Cryptography and Network Security: Principles and Practice

Cryptography and Network Security: Principles and Practice
RIPEMD-160: A Strengthened Version of RIPEMD

Proceedings of the Third International Workshop on Fast Software Encryption
An HMAC processor with integrated SHA-1 and MD5 algorithms

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
ASIC Implementation of a Unified Hardware Architecture for Non-Key Based Cryptographic Hash Primitives

ITCC '05 Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume I - Volume 01

Design and Implementation of a Non-pipelined MD5 Hardware Architecture Using a New Functional Description

IEICE - Transactions on Information and Systems
A high-speed unified hardware architecture for 128 and 256-bit security levels of AES and the SHA-3 candidate Grøstl

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The ubiquitous presence of mobile devices and the demand for better performance and efficiency have motivated research into embedded implementations of cryptography algorithms. In this paper, we propose and explore multiple architectural options for the HashChip. The HashChip is a hardware architecture aimed at providing a unified solution to the task of message hashing with integrated message padding by aggressive exploitation of similarities in the structure of three commercially popular hash algorithms, namely, MD5, SHA1 and RIPEMD160. A generic approach to prototype digital systems on the Xilinx Virtex 2P embedded FPGA platform is presented and utilized for evaluating the HashChip architectures. The performance of the architectures is studied and evaluated for different design metrics. Throughputs in the range of 200-330 Mbps are obtained on the Xilinx Virtex2P FPGA depending on the input message size and algorithm choice.