From single core to multi-core: preparing for a new exponential

Authors:
Jeff Parkhurst;John Darringer;Bill Grundmann
Affiliations:
Intel Corporation Folsom, CA;IBM T J Watson Research Center, Yorktown Heights, NY;Intel Corporation, Hillsboro, OR
Venue:
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Year:
2006

Citing 7
Cited 10

Microarchitecture evaluation with physical planning

Proceedings of the 40th annual Design Automation Conference
SEAS: a system for early analysis of SoCs

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Early analysis tools for system-on-a-chip design

IBM Journal of Research and Development
Future processors: flexible and modular

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Temperature-aware routing in 3D ICs

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
An automated design flow for 3D microarchitecture evaluation

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Microarchitecture evaluation with floorplanning and interconnect pipelining

Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Predictive thread-to-core assignment on a heterogeneous multi-core processor

Proceedings of the 4th workshop on Programming languages and operating systems
Exact and approximate task assignment algorithms for pipelined software synthesis

Proceedings of the conference on Design, automation and test in Europe
Parallel shared memory strategies for ant-based optimization algorithms

Proceedings of the 11th Annual conference on Genetic and evolutionary computation
The Abstract Streaming Machine: Compile-Time Performance Modelling of Stream Programs on Heterogeneous Multiprocessors

SAMOS '09 Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
A multi-core based parallel streaming mechanism for concurrent video-on-demand applications

IEEE Communications Letters
Real-time image processing system base on multi-core processor

IITA'09 Proceedings of the 3rd international conference on Intelligent information technology application
Evaluation of Low-Power Computing when Operating on Subsets of Multicore Processors

Journal of Signal Processing Systems
Linux block IO: introducing multi-queue SSD access on multi-core systems

Proceedings of the 6th International Systems and Storage Conference
Efficient programming paradigm for video streaming processing on TILE64 platform

The Journal of Supercomputing
Effects of workload variation on the energy distribution in a mobile platform

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In the past, processor design trends were dominated by increasingly complex feature sets, higher clock speeds, growing thermal envelopes and increasing power dissipation. Recently, clock speeds have tapered and thermal and power dissipation envelopes have remained flat. However, the demand for increasing performance continues which has fueled the move to integrated multiple processor (multi-core) designs. This paper discusses this trend towards multi-core processor designs, the design challenges that accompany it and a view of the research required to support it.