An automated design flow for 3D microarchitecture evaluation

Authors:
Jason Cong;Ashok Jagannathan;Yuchun Ma;Glenn Reinman;Jie Wei;Yan Zhang
Affiliations:
University of California, Los Angeles, California;University of California, Los Angeles, California;University of California, Los Angeles, California;University of California, Los Angeles, California;University of California, Los Angeles, California;University of California, Los Angeles, California
Venue:
ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Year:
2006

Citing 15
Cited 14

Complexity-effective superscalar processors

Proceedings of the 24th annual international symposium on Computer architecture
Interconnect estimation and planning for deep submicron designs

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
Interconnect characteristics of 2.5-D system integration scheme

Proceedings of the 2001 international symposium on Physical design
TCG: a transitive closure graph-based representation for non-slicing floorplans

Proceedings of the 38th annual Design Automation Conference
The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays

ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
Increasing processor performance by implementing deeper pipelines

ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
Loose Loops Sink Chips

HPCA '02 Proceedings of the 8th International Symposium on High-Performance Computer Architecture
Interconnect-power dissipation in a microprocessor

Proceedings of the 2004 international workshop on System level interconnect prediction
Timing, energy, and thermal performance of three-dimensional integrated circuits

Proceedings of the 14th ACM Great Lakes symposium on VLSI
3D Processing Technology and Its Impact on iA32 Microprocessors

ICCD '04 Proceedings of the IEEE International Conference on Computer Design
A thermal-driven floorplanning algorithm for 3D ICs

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Design tools for 3-D integrated circuits

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Thermal-driven multilevel routing for 3-D ICs

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Microarchitecture evaluation with floorplanning and interconnect pipelining

Proceedings of the 2005 Asia and South Pacific Design Automation Conference

From single core to multi-core: preparing for a new exponential

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Interconnects in the third dimension: design challenges for 3D ICs

Proceedings of the 44th annual Design Automation Conference
A modular 3d processor for flexible product design and technology migration

Proceedings of the 5th conference on Computing frontiers
Investigating the effects of fine-grain three-dimensional integration on microarchitecture design

ACM Journal on Emerging Technologies in Computing Systems (JETC)
A criticality-driven microarchitectural three dimensional (3D) floorplanner

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Is 3D chip technology the next growth engine for performance improvement?

IBM Journal of Research and Development
Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Quantifying and coping with parametric variations in 3D-stacked microarchitectures

Proceedings of the 47th Design Automation Conference
Three-dimensional integrated circuits (3D IC) floorplan and power/ground network co-synthesis

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
CAD reference flow for 3D via-last integrated circuits

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Clock tree embedding for 3D ICs

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
ILP-based inter-die routing for 3D ICs

Proceedings of the 16th Asia and South Pacific Design Automation Conference
3D floorplanning of low-power and area-efficient Network-on-Chip architecture

Microprocessors & Microsystems
Power consumption and performance analysis of 3D NoCs

ACSAC'07 Proceedings of the 12th Asia-Pacific conference on Advances in Computer Systems Architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

Although the emerging three-dimensional integration technology can significantly reduce interconnect delay, chip area, and power dissipation in nanometer technologies, its impact on overall system performance is still poorly understood due to the lack of tools and systematic flows to evaluate 3D microarchitectural designs. The contribution of this paper is the development of MEVA-3D, an automated physical design and architecture performance estimation flow for 3D architectural evaluation which includes 3D floorplanning, routing, interconnect pipelining and automated thermal via insertion, and associated die size, performance, and thermal modeling capabilities. We apply this flow to a simple, out-of-order superscalar microprocessor to evaluate the performance and thermal behavior in 2D and 3D designs, and demonstrate the value of MEVA-3D in providing quantitative evaluation results to guide 3D architecture designs. In particular, we show that it is feasible to manage thermal challenges with a combination of thermal vias and double-sided heat sinks, and report modest system performance gains in 3D designs for these simple test examples.