A scalable embedded JPEG 2000 architecture

Authors:
Chunhui Zhang;Yun Long;Fadi Kurdahi
Affiliations:
University of California, Irvine, Department of EECS, Irvine, CA 92697, USA;University of California, Irvine, Department of EECS, Irvine, CA 92697, USA;University of California, Irvine, Department of EECS, Irvine, CA 92697, USA
Venue:
Journal of Systems Architecture: the EUROMICRO Journal
Year:
2007

Citing 5
Cited 1

Loop Transformations for Restructuring Compilers: The Foundations

Loop Transformations for Restructuring Compilers: The Foundations
A Loop Transformation Theory and an Algorithm to Maximize Parallelism

IEEE Transactions on Parallel and Distributed Systems
Generalizing the Unimodular Approach

Proceedings of the 1994 International Conference on Parallel and Distributed Systems
Low memory and low complexity VLSI implementation of JPEG2000 codec

IEEE Transactions on Consumer Electronics
A high-performance JPEG2000 architecture

IEEE Transactions on Circuits and Systems for Video Technology

Accelerated implementation of adaptive directional lifting-based discrete wavelet transform on GPU

Image Communication

Quantified Score

Hi-index	0.00

Visualization

Abstract

The latest image compression standard, JPEG 2000 is well tuned for diverse applications, thus raising various throughput demands on its building blocks. Therefore, a JPEG 2000 encoder with the feature of scalability is favorable for its ability of meeting different throughput requirements. On the other hand, the large amounts of data streams underline the importance of bandwidth optimization in designing the encoder. The initial specification, especially in terms of loop organization and array indices, describes the data manipulations and, subsequently, influences the outcome of the architecture implementation. Therefore, there is a clear need for the exploiting support, and we believe the emphasis should lie on the loop level steering. In this paper, we apply loop transformation techniques to a scalable embedded JPEG 2000 encoder design during the architectural exploration stage, considering not only the balance of throughput among different blocks, but also the reduction of data transfer. The architecture is prototyped onto Xilinx FPGA.