MODD for CF: a representation for fast evaluation of multiple-output functions

Authors:
T. L. Rajaprabhu;A. K. Singh;A. M. Jabir;D. K. Pradhan
Affiliations:
Bristol Univ., UK;Bristol Univ., UK;Bristol Univ., UK;Bristol Univ., UK
Venue:
HLDVT '04 Proceedings of the High-Level Design Validation and Test Workshop, 2004. Ninth IEEE International
Year:
2004

Citing 0
Cited 3

A Technique for Representing Multiple Output Binary Functions with Applications to Verification and Simulation

IEEE Transactions on Computers
Optimization of polynomial datapaths using finite ring algebra

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Efficient gröbner basis reductions for formal verification of galois field multipliers

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

The following topics are dealt with: formal verification; formal specification; processor-oriented validation; decision diagram; validation pattern generation; behavioral modeling; fault coverage analysis; SAT solving; network architecture validation; ...