Low-cost unified architectures for the computation of discrete trigonometric transforms

Authors:
Shen-Fu Hsiao;Wei-Ren Shiue
Affiliations:
Dept. of Comput. Sci. & Eng., Nat. Sun Yat-Sen Univ., Kaohsiung, Taiwan;-
Venue:
ICASSP '00 Proceedings of the Acoustics, Speech, and Signal Processing, 2000. on IEEE International Conference - Volume 06
Year:
2000

Citing 0
Cited 1

Efficient Systolic Designs for 1- and 2-Dimensional DFT of General Transform-Lengths for High-Speed Wireless Communication Applications

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

New hardware-oriented matrix formulations and their corresponding VLSI architectures are proposed for both radix-2 and radix-4 fast algorithms of a variety of discrete trigonometric transforms (DXTs), including the discrete Fourier transform (DFT), discrete cosine transform (DCT), discrete sine transform (DST), and discrete Hartley transform (DHT). All the DXTs have the same complex kernel operation consisting of products of diagonal matrices and band matrices with equally spaced nonzero diagonals. New linear arrays based on the systolic mapping of the common kernel operation are designed which lead to hardware-efficient architectures requiring much fewer processing elements compared to other previously proposed unified DXT architectures of the same throughput rate.