Design and Evaluation of a Multiprocessor Architecture with Decentralized Control

Authors:
Hsiao-chen Chung;Chuan-lin Wu;James Rakes;Peter J. Zievers;Yin-Kuan Lin
Affiliations:
The University of Texas at Austin, USA;The University of Texas at Austin, USA;The University of Texas at Austin, USA;The University of Texas at Austin, USA;The University of Texas at Austin, USA
Venue:
ICPP '94 Proceedings of the 1994 International Conference on Parallel Processing - Volume 01
Year:
1994

Citing 4
Cited 0

Reconfiguration Procedures for a Polymorphic and Partitionable Multiprocessor

IEEE Transactions on Computers
HARTS: A Distributed Real-Time Architecture

Computer - Special issue on real-time systems
Programming environment for phase-reconfigurable parallel programming on SuperNode

Journal of Parallel and Distributed Computing
Reconfigurable multicomputer networks for very fast real-time applications

AFIPS '82 Proceedings of the June 7-10, 1982, national computer conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents design and evaluation of a decentralized control mechanism of a variable-topology (phase-reconfigurable) multiprocessor architecture. We design and implement an active crossbar communication processor(XCP) which encodes a set of communication instructions. The new interconnection network approach provides an apt phase-reconfiguration method. The new method is distributed in nature and does not require a global control bus that is a time consuming feature as verified in many existing systems. A conjugate-gradient algorithm for solving a linear system equations is used to perform evaluation and comparison.