Self-Time Regenerators for High-Speed and Low-Power Interconnect

Authors:
Jae-sun Seo;Prashant Singh;Dennis Sylvester;David Blaauw
Affiliations:
University of Michigan, Ann Arbor, USA;University of Michigan, Ann Arbor, USA;University of Michigan, Ann Arbor, USA;University of Michigan, Ann Arbor, USA
Venue:
ISQED '07 Proceedings of the 8th International Symposium on Quality Electronic Design
Year:
2007

Citing 0
Cited 3

A capacitive boosted buffer technique for high-speed process-variation-tolerant interconnect in UDVS application

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Self-timed regenerators for high-speed and low-power on-chip global interconnect

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A variation tolerant current-mode signaling scheme for on-chip interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we propose a new circuit technique called self-timed regenerator (STR) to improve both speed and power for on-chip global interconnects. The proposed circuits are placed along global wires to compensate the loss in resistive wires and to amplify the effect of inductance in the wires to enable transmission line like behavior. For different wire widths, the number of STR and sizing of the transistors are optimized to accelerate the signal propagation while consuming minimum power. In 90nm CMOS technology, STR design achieved a delay improvement of 14% over the conventional repeater design. Furthermore, 20% power reduction is achieved for iso-delay, and 8% delay improvement for iso-power compared with the repeater design.