Mitigating Thermal Effects on Clock Skew with Dynamically Adaptive Drivers

Authors:
Mosin Mondal;Andrew Ricketts;Sami Kirolos;Tamer Ragheb;Greg Link;Vijaykrishnan Narayanan;Yehia Massoud
Affiliations:
Rice University;Pennsylvania State University, USA;Rice University;Rice University;York College of Pennsylvania;Pennsylvania State University;Rice University
Venue:
ISQED '07 Proceedings of the 8th International Symposium on Quality Electronic Design
Year:
2007

Citing 0
Cited 2

Thermally robust clocking schemes for 3D integrated circuits

Proceedings of the conference on Design, automation and test in Europe
Power and area reduction using carbon nanotube bundle interconnect in global clock tree distribution network

NANOARCH '09 Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures

Quantified Score

Hi-index	0.00

Visualization

Abstract

On-chip temperature gradient emerged as a major design concern for high performance integrated circuits for the current and future technology nodes. Clock skew is an undesirable phenomenon for synchronous digital circuits that is exacerbated by the temperature difference between various parts of the clock tree. We investigate the effect of on-chip temperature gradient on the clock skew for a number of temperature profiles. As an effective way of mitigating the clock skew, we present an adaptive circuit technique that senses the temperature of different parts of the clock tree and adjusts the driving strengths of the corresponding clock buffers dynamically to reduce the clock skew. Simulation results demonstrate that with minimal area overhead our adaptive technique is capable of reducing the skew by 72.4%, on the average, leading to much improved clock synchronization and design performance.