A Hardware Memory Race Recorder for Deterministic Replay

Authors:
Min Xu;Rastislav Bodik;Mark D. Hill
Affiliations:
VMware;University of California, Berkeley;University of Wisconsin at Madison
Venue:
IEEE Micro
Year:
2007

Citing 8
Cited 1

Debugging Parallel Programs with Instant Replay

IEEE Transactions on Computers
Hardware-assisted replay of multiprocessor programs

PADD '91 Proceedings of the 1991 ACM/ONR workshop on Parallel and distributed debugging
Optimal tracing and replay for debugging shared-memory parallel programs

PADD '93 Proceedings of the 1993 ACM/ONR workshop on Parallel and distributed debugging
A "flight data recorder" for enabling full-system multiprocessor deterministic replay

Proceedings of the 30th annual international symposium on Computer architecture
BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging

Proceedings of the 32nd annual international symposium on Computer Architecture
A regulated transitive reduction (RTR) for longer memory race recording

Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
Recording shared memory dependencies using strata

Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
Race recording for multithreaded deterministic replay using multiprocessor hardware

Race recording for multithreaded deterministic replay using multiprocessor hardware

Parallel assertions for architectures with weak memory models

ATVA'12 Proceedings of the 10th international conference on Automated Technology for Verification and Analysis

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Flight Data Recorder continually logs memory races in a multithreaded execution, enabling the deterministic replay invaluable for debugging concurrency errors, yet adds only modest hardware to a multicore chip. In experiments, recording incurred less than 2 percent runtime overhead.