A New Architecture For Multiple-Precision Floating-Point Multiply-Add Fused Unit Design

Authors:
Libo Huang;Li Shen;Kui Dai;Zhiying Wang
Affiliations:
National University of Defense Technology;National University of Defense Technology;National University of Defense Technology;National University of Defense Technology
Venue:
ARITH '07 Proceedings of the 18th IEEE Symposium on Computer Arithmetic
Year:
2007

Citing 0
Cited 3

Multi-functional floating-point MAF designs with dot product support

Microelectronics Journal
Hierarchical memory system design for a heterogeneous multi-core processor

Proceedings of the 2008 ACM symposium on Applied computing
Sabrewing: A lightweight architecture for combined floating-point and integer arithmetic

ACM Transactions on Architecture and Code Optimization (TACO) - HIPEAC Papers

Quantified Score

Hi-index	0.00

Visualization

Abstract

The floating-point multiply-add fused (MAF) unit sets a new trend in the processor design to speed up floatingpoint performance in scientific and multimedia applications. This paper proposes a new architecture for the MAF unit that supports multiple IEEE precisions multiply-add operation (A脳B+C) with Single Instruction Multiple Data (SIMD) feature. The proposed MAF unit can perform either one double-precision or two parallel single-precision operations using about 18% more hardware than a conventional double-precision MAF unit and with 9% increase in delay. To accommodate the simultaneous computation of two single-precision MAF operations, several basic modules of double-precision MAF unit are redesigned. They are either segmented by precision mode dependent multiplexers or attached by the duplicated hardware. The proposed MAF unit can be fully pipelined and the experimental results show that it is suitable for processors with floatingpoint unit (FPU).